

(Use several sheets if necessary)

YOR920000660U (13959)

**09/855,240**

**Louis L. Hsu, et al.**

**May 15, 2001**

2818

[illegible][illegible]

KAM	Yasuharu Sato, et al., "Fast Cycle RAM (FCRAM); a 20-ns Random Row Access, Pipe-Lined Operating DRAM", <u>IEEE Symposium on VLSI Circuits Digest of Technical Papers</u> , pp. 22-25, June 1998
KAM	Yasuhiro Agata, et al., "An 8ns Random Cycle Embedded RAM Macro with Dual-Port Interleaved DRAM Architecture (D2RAM)", <u>IEEE International Solid-State Circuits Conference</u> , pp. 392-393, February 9, 2000

DATE/CONSIDERED

**EXAMINER:** Initial if citation considered, whether or not citation is in conformance with MPEP Section 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.